An Evaluation of an Integrated On-Chip/Off-Chip Network for High-Performance Reconfigurable Computing

Figure 17

Block diagram of the performance monitor infrastructure used in the matrix-matrix multiplication evaluation.