An Evaluation of an Integrated On-Chip/Off-Chip Network for
High-Performance Reconfigurable Computing

<table>on-chip and off-chip bandwidth of AIREN network with hardware based routing.</table>

International Journal of Reconfigurable Computing

Figure 6: An Evaluation of an Integrated On-Chip/Off-Chip Network for
High-Performance Reconfigurable Computing 