An Evaluation of an Integrated On-Chip/Off-Chip Network for
High-Performance Reconfigurable Computing

<table>Example of system software refactored into hardware.</table>

International Journal of Reconfigurable Computing

Figure 7: An Evaluation of an Integrated On-Chip/Off-Chip Network for
High-Performance Reconfigurable Computing 