International Journal of Reconfigurable Computing

Research Article

An Optimization-Based Reconfigurable Design for a 6-Bit 11-MHz Parallel Pipeline ADC with Double-Sampling S&H

Figure 4

Error model for pipeline stage.
786205.fig.004