International Journal of Reconfigurable Computing

Research Article

NCOR: An FPGA-Friendly Nonblocking Data Cache for Soft Processors with Runahead Execution

Figure 8

BRAM usage of NCOR and MSHR-based caches over various capacities.
915178.fig.008