International Journal of Reconfigurable Computing

Research Article

Transparent Runtime Migration of Loop-Based Traces of Processor Instructions to Reconfigurable Processing Units

Figure 5

DDR-PLB architecture (Arch. 1).
340316.fig.005