Performance Modeling for FPGAs: Extending the Roofline Model with High-Level Synthesis Tools

Figure 1

Basis of the roofline model. Considering two applications with a different CI, they are either compute or I/O bound.