Performance Modeling for FPGAs: Extending the Roofline Model with High-Level Synthesis Tools
Figure 2
Impact of loop unrolling over the , the , and the relative performance. What is the most beneficial loop unrolling level analysing the values from Table 1?
