Performance Modeling for FPGAs: Extending the Roofline Model with High-Level Synthesis Tools
Table 1
Generation of the extended model for one FPGA based on the resource consumption, the computational performance of one PE, and the I/O limited performance obtained using ROCCC. The resultant roofline is obtained applying (2) and (4).