An Asynchronous FPGA Block with Its Tech-Mapping Algorithm Dedicated to Security Applications

Figure 1

Asynchronous FPGA layout.