Research Article

An Asynchronous FPGA Block with Its Tech-Mapping Algorithm Dedicated to Security Applications

Figure 3

PLB architecture.
517947.fig.003