Journals
Publish with us
Publishing partnerships
About us
Blog
International Journal of Reconfigurable Computing
Journal overview
For authors
For reviewers
For editors
Table of Contents
Special Issues
International Journal of Reconfigurable Computing
/
2013
/
Article
/
Fig 6
/
Research Article
An Asynchronous FPGA Block with Its Tech-Mapping Algorithm Dedicated to Security Applications
Figure 6
2-input dual-rail gate implementation.
