Hardware Accelerators Targeting a Novel Group Based Packet Classification Algorithm

<table class="table-group" width="800px"><tr class="fig-image" id="a"><td><img alt="681894.fig.001a" src="https://static.hindawi.com/articles/ijrc/volume-2013/681894/figures/681894.fig.001a.jpg"/></td></tr><tr class="fig-caption"><td align="center"><table><tr><td><b>(a) </b>Four regions (ACL)</td></tr></table></td></tr><tr class="fig-image" id="b"><td><img alt="681894.fig.001b" src="https://static.hindawi.com/articles/ijrc/volume-2013/681894/figures/681894.fig.001b.jpg"/></td></tr><tr class="fig-caption"><td align="center"><table><tr><td><b>(b) </b>Five regions (IPC)</td></tr></table></td></tr><tr class="fig-image" id="c"><td><img alt="681894.fig.001c" src="https://static.hindawi.com/articles/ijrc/volume-2013/681894/figures/681894.fig.001c.jpg"/></td></tr><tr class="fig-caption"><td align="center"><table><tr><td><b>(c) </b>Seven regions (FW)</td></tr></table></td></tr></table>

<table>Overlap and regions of benchmarks.</table>

International Journal of Reconfigurable Computing

fig1

Figure 1

Figure 1: Hardware Accelerators Targeting a Novel Group Based Packet Classification Algorithm 