Research Article

Development of a SoC for Digital Television Set-Top Box: Architecture and System Integration Issues

Figure 2

Block diagram of the H.264/AVC video decoder.
783501.fig.002