Development of a SoC for Digital Television Set-Top Box: Architecture and System Integration Issues

Figure 3

Multichannel memory controller block diagram. The memory resources are also grouped within the levels of the memory hierarchy (L0 to L3).