Research Article

Impact of Dual Placement and Routing on WDDL Netlist Security in FPGA

Figure 15

Routing true and dual connections.
802436.fig.0015