Impact of Dual Placement and Routing on WDDL Netlist Security in FPGA

Figure 7

RC model for FPGA routing elements.