Runtime Scheduling, Allocation, and Execution of Real-Time Hardware Tasks onto Xilinx FPGAs Subject to Fault Occurrence

Figure 12

Left half part of the simulated XC4VLX160 part.

(a)   FPGA layout

(b) FPGA descriptor