Low-Cost Fault Tolerant Methodology for Real Time MPSoC Based Embedded System

Figure 1

Basic working and timing diagram of (a) DMR, (b) TR, and (c) ECC.

(a) DMR

(b) T-R

(c) Parity code