Dynamic Task Distribution Model for On-Chip Reconfigurable High Speed Computing System

<div>Hypothetical sample task graph [<a href="/journals/ijrc/2015/783237/#B20">8</a>, <a href="/journals/ijrc/2015/783237/#B35">25</a>] and its attributes.</div>

International Journal of Reconfigurable Computing

fig2

Figure 2

Figure 2: Dynamic Task Distribution Model for On-Chip Reconfigurable High Speed Computing System 