Core-Level Modeling and Frequency Prediction for DSP Applications on FPGAs

Figure 10

Placement and partitioning of 8-tap FIR filter on Stratix-II S180 into (a) two regions and (b) three regions.

(a)

(b)