Core-Level Modeling and Frequency Prediction for DSP Applications on FPGAs

Figure 3

Core-level model construction with (a) FPGA tasks, (b) core graph, and (c) device characteristics.