Comment on “High Efficiency Generalized Parallel Counters for Look-Up Table Based FPGAs”

Figure 3

Correct mapping of a (1,4,1,5;5) GPC to Altera Stratix IV requiring six LUTs.