An Efficient FPGA Implementation of Optimized Anisotropic Diffusion Filtering of Images

Figure 20

Simulation results showing the time interval taken to process the image pixels. Each clock pulse duration is 10 ns. Each pixel requires one clock pulse to process from the FPGA boundary to together with the intermediary signal lines as probed, following the same rate (ref. Figure 7).