On-Chip Reconfigurable Hardware Accelerators for Popcount Computations

Figure 4

The proposed architecture for popcount computations in an FPGA-based accelerator.