Fuzzy Logic Based Hardware Accelerator with Partially Reconfigurable Defuzzification Stage for Image Edge Detection

Figure 9

Simulation of the defuzzification unit using the inline function optimization.