Journals
Publish with us
Publishing partnerships
About us
Blog

International Journal of Reconfigurable Computing

For authors For reviewers For editors Table of Contents

International Journal of Reconfigurable Computing/
2017/
Article/
Fig 12 /

Research Article

Efficient Realization of BCD Multipliers Using FPGAs

Figure 12

An 8-stage pipeline multiplier.

About Us
Contact us
Partnerships
Blog

Journals
Article Processing Charges
Print editions

Authors
Editors
Reviewers
Partnerships

Hindawi XML Corpus
Open Archives Initiative
Fraud prevention

Follow us:

Terms of Service

Responsible Disclosure Policy

Modern slavery statement

Cookie Preferences