Software-Defined Radio FPGA Cores: Building towards a Domain-Specific Language

Figure 13

Process of configuring a DSP core.