Software-Defined Radio FPGA Cores: Building towards a Domain-Specific Language

Figure 3

Architecture of FIR IP core.