Software-Defined Radio FPGA Cores: Building towards a Domain-Specific Language

Figure 30

A high-level synthesis design flow for SDR.