Software-Defined Radio FPGA Cores: Building towards a Domain-Specific Language

Figure 4

FIR core data flow diagram.