Software-Defined Radio FPGA Cores: Building towards a Domain-Specific Language

Figure 5

An architecture of the IIR IP core.