A High-Level Synthesis Scheduling and Binding Heuristic for FPGA Fault Tolerance

Figure 1

An example binding onto three color-coded resources. For this binding, a single fault can result in an undetectable, uncorrectable (but detectable), or correctable error, depending on the resource.