A High-Level Synthesis Scheduling and Binding Heuristic for FPGA Fault Tolerance

Figure 4

Distribution graphs for a cycle 1 assignment (a), for a cycle 2 assignment (b), and for a cycle 3 assignment (c) of operation A.

(a)

(b)

(c)