A High-Level Synthesis Scheduling and Binding Heuristic for FPGA Fault Tolerance

Figure 6

Resource savings of FD-FTA heuristic under different normalized latency constraints for selected benchmarks and EC% constraints when compared to TMR-RTL.