A High-Level Synthesis Scheduling and Binding Heuristic for FPGA Fault Tolerance

Figure 9

Clock frequency of the three approaches in a subset of nonsynthetic benchmarks under 1x and 2x normalized latency constraints and a 100% EC constraint.