Exploring Shared SRAM Tables in FPGAs for Larger LUTs and Higher Degree of Sharing

Figure 10

Impact of high CLB usage on channel width.