Journal Menu
- About this Journal
- Abstracting and Indexing
- Aims and Scope
- Article Processing Charges
- Articles in Press
- Author Guidelines
- Bibliographic Information
- Citations to this Journal
- Contact Information
- Editorial Board
- Editorial Workflow
- Free eTOC Alerts
- Publication Ethics
- Reviewers Acknowledgment
- Submit a Manuscript
- Subscription Information
- Table of Contents
Selected Papers from the 2011 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2011)
Guest Editors: René Cumplido, Peter Athanas, and Jürgen Becker- Selected Papers from the 2011 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2011), René Cumplido, Peter Athanas, and Jürgen Becker
Volume 2013 (2013), Article ID 597323, 2 pages - Runtime Scheduling, Allocation, and Execution of Real-Time Hardware Tasks onto Xilinx FPGAs Subject to Fault Occurrence, Xabier Iturbe, Khaled Benkrid, Chuan Hong, Ali Ebrahim, Tughrul Arslan, and Imanol Martinez
Volume 2013 (2013), Article ID 905057, 32 pages - Analysis of Fast Radix-10 Digit Recurrence Algorithms for Fixed-Point and Floating-Point Dividers on FPGAs, Malte Baesler and Sven-Ole Voigt
Volume 2013 (2013), Article ID 453173, 16 pages - Transparent Runtime Migration of Loop-Based Traces of Processor Instructions to Reconfigurable Processing Units, João Bispo, Nuno Paulino, João M. P. Cardoso, and João Canas Ferreira
Volume 2013 (2013), Article ID 340316, 20 pages - Configurable Transmitter and Systolic Channel Estimator Architectures for Data-Dependent Superimposed Training Communications Systems, E. Romero-Aguirre, R. Parra-Michel, Roberto Carrasco-Alvarez, and A. G. Orozco-Lugo
Volume 2012 (2012), Article ID 236372, 13 pages - High-Level Design Space and Flexibility Exploration for Adaptive, Energy-Efficient WCDMA Channel Estimation Architectures, Zoltán Endre Rákossy, Zheng Wang, and Anupam Chattopadhyay
Volume 2012 (2012), Article ID 961950, 20 pages - Object Recognition and Pose Estimation on Embedded Hardware: SURF-Based System Designs Accelerated by FPGA Logic, Michael Schaeferling, Ulrich Hornung, and Gundolf Kiefer
Volume 2012 (2012), Article ID 368351, 16 pages - HwPMI: An Extensible Performance Monitoring Infrastructure for Improving Hardware Design and Productivity on FPGAs, Andrew G. Schmidt, Neil Steiner, Matthew French, and Ron Sass
Volume 2012 (2012), Article ID 162404, 12 pages - A Hardware-Accelerated ECDLP with High-Performance Modular Multiplication, Lyndon Judge, Suvarna Mane, and Patrick Schaumont
Volume 2012 (2012), Article ID 439021, 14 pages - Multidimensional Costas Arrays and Their Enumeration Using GPUs and FPGAs, Rafael A. Arce-Nazario and José Ortiz-Ubarri
Volume 2012 (2012), Article ID 196761, 9 pages - Adaptive Multiclient Network-on-Chip Memory Core: Hardware Architecture, Software Abstraction Layer, and Application Exploration, Diana Göhringer, Lukas Meder, Stephan Werner, Oliver Oey, Jürgen Becker, and Michael Hübner
Volume 2012 (2012), Article ID 298561, 14 pages - Novel Dynamic Partial Reconfiguration Implementation of K-Means Clustering on FPGAs: Comparative Results with GPPs and GPUs, Hanaa M. Hussain, Khaled Benkrid, Ali Ebrahim, Ahmet T. Erdogan, and Huseyin Seker
Volume 2012 (2012), Article ID 135926, 15 pages