401969.fig.001
Figure 1: Required timing jitter for an analog to digital converter at a sampling rate between 1 and 40 Gs/s for 8, 10, 12, 13, and 14 effective number of bits resolution.