Design of High-Speed Adders for Efficient Digital Design Blocks

Figure 12

Schematic of 16-bit Sklansky adder using transmission gates.