Design of High-Speed Adders for Efficient Digital Design Blocks

Figure 15

(a) Schematic of 16-bit unsigned comparator, (b) Schematic of 16-bit signed comparator.

(a)

(b)