Information Processing with Electron Spins

Figure 9

(Left panel) the RAMA architecture and (right panel) a NAND realization.