A High-Efficient Multi-Output Mixed Dynamic/Static Single-Bit Adder Cell

Figure 12

The proposed design (MOSFET technology).