Wu’s Characteristic Set Method for SystemVerilog Assertions Verification

Figure 1

Symbolic simulation model.