Wu’s Characteristic Set Method for SystemVerilog Assertions Verification

Figure 4

Chain of synchronous arbiter circuit.