Formal Specification Based Automatic Test Generation for Embedded Network Systems

Figure 5

Timer Models.

(a) Model 𝑀₁

(b) Model 𝑀₂

(c) Model 𝑀^′₂ for timers with multiple conditions