Formal Specification Based Automatic Test Generation for Embedded Network Systems

<table>An example model for system <svg height="15.5375" id="M189" style="vertical-align:-3.13504pt" version="1.1" viewbox="0 0 21.450001 15.5375" width="21.450001" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g transform="matrix(.017,-0,0,-.017,.062,11.4)"><path d="M682 629q-1 -16 -1.5 -72t-2.5 -86l-31 -4q-5 92 -51 129t-139 37q-100 0 -177 -49t-116 -125t-39 -162q0 -122 66 -201t182 -79q83 0 137 42.5t112 128.5l26 -15q-12 -31 -42.5 -88t-45.5 -75q-139 -27 -199 -27q-148 0 -243 81.5t-95 226.5q0 173 129.5 274.5
t325.5 101.5q114 0 204 -38z" id="x1D436"></path></g>
<g transform="matrix(.012,-0,0,-.012,12.05,15.475)"><path d="M716 28l-8 -28h-254l8 28q55 5 66 17.5t5 47.5l-30 145h-232l-74 -138q-21 -43 -11 -54.5t72 -17.5l-6 -28h-235l8 28q53 7 73.5 21t53.5 70l319 540l33 8q6 -43 33 -176l80 -381q10 -49 26.5 -63t72.5 -19zM495 281l-49 264h-2l-149 -264h200z" id="x1D434"></path></g>
</svg> with a timer.</table>

Journal of Applied Mathematics

fig7

Figure 7

Figure 7: Formal Specification Based Automatic Test Generation for Embedded Network Systems 