Synthesis of Gold Nanoparticles Capped with Quaterthiophene for Transistor and Resistor Memory Devices

Figure 1

Schematic illustration of self-assembled 4TT layer on the AuNPs (a) and TEM images of 4TTG (b).

(a)

(b)