A Very Compact AES-SPIHT Selective Encryption Computer Architecture Design with Improved S-Box

Figure 13

The optimized inverse affine circuit (14 gates).