A Very Compact AES-SPIHT Selective Encryption Computer Architecture Design with Improved S-Box

Figure 20

The memory mapping for CISA AES.